Virtex - 5 FPGA System Power Design Considerations

نویسنده

  • Brian Philofsky
چکیده

www.xilinx.com 1 © 2008 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners. With the ever increasing power consumption trend in today's high-performance systems, managing the power within the system design budget is becoming as important as meeting the performance specification of the system design. Managing system power within the budget also has significant impact in maintaining overall system reliability.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design Framework for Partial Run-Time FPGA Reconfiguration

Partial reconfiguration (PR) reveals many opportunities for integration into FPGA design for potential system optimizations such as reduced area, increased performance, and increased functionality. Even though recent advances in Xilinx’s Virtex-4 and Virtex-5 FPGA devices and design tools significantly improve the practicality of incorporating PR, unfortunately, system designers largely lack su...

متن کامل

Secure FPGA Design by Filling Unused Spaces

Nowadays there are different kinds of attacks on Field Programmable Gate Array (FPGA). As FPGAs are used in many different applications, its security becomes an important concern, especially in Internet of Things (IoT) applications. Hardware Trojan Horse (HTH) insertion is one of the major security threats that can be implemented in unused space of the FPGA. This unused space is unavoidable to ...

متن کامل

Detailed Design Flow for Partial Reconfiguration

With the rapid development of VLSI Technology, FPGA exposed many limitations at the area, speed, power, and chip capacity. Newer Xilinx FPGAs (few Spartan & Virtex series) provides the possibility to be reconfigured by Dynamic Partial Reconfiguration (DPR) technique. DPR is defined as the ability of a single system to get reconfigured to perform multiple applications. The main contribution of t...

متن کامل

Exploration of the Power-Performance Tradeoff through Parameterization of FPGA-Based Multiprocessor Systems

The design space of FPGA-based processor systems is huge, because many parameters can be modified at designand runtime to achieve an efficient system solution in terms of performance, power and energy consumption. Such parameters are, for example, the number of processors and their configurations, the clock frequencies at design time, the use of dynamic frequency scaling at runtime, the applica...

متن کامل

Loading ρμ−code: Design Considerations

This article investigates microcode generation, finalization and loading in MOLEN ρμ processors. In addition, general solutions for these issues are presented and implementation for Xilinx Virtex-II Pro platform FPGA is introduced.

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2006